Recently high-density packaging technologies have been in strong demand in an effort to realize the ubiquitous networking society. A wafer-level chip size packaging (W-CSP) technology is one of the most promising technologies for high density and environmentally-friendly packaging. The purpose of this study is to propose a fabrication method for a multichip module system using W-CSP technology. In this study, we fabricated a two-chip module with W-CSP using an excimer laser to form via-holes and electro-plating to fill the via-holes. This study has two main new technologies: one is new via-hole formation using an excimer laser that makes small (30 μm diameter) and deep (50 and 100 μm) via-holes, with a micro-lens array used to shorten via-hole formation time. The micro-lens array makes one-line via-hole formation at once. The second new technology is new copper electroplating techniques to fill the via-holes which have same diameter (30 μm) and different depths (50 and 100 μm) by controlling additives and agitating conditions. In this study, we fabricated a two-chip module, and both chips were covered by resin simultaneously. The second chip, whose thickness was 50 μm, was mounted on a wafer (first chip) after the first chip had completed the wafer process. The second chip was thinned and mounted by die attachment film (DAF). Next, the mounted chips were spin-coater with polyimide or epoxy resin about 100 μm in thickness. Two types of via-hole with different depths, 50 and 100 μm, were formed by excimer laser to connect the wafer and mounted chip pads. Both types of via-hole had a diameter of about 30 μm. After via-hole formation, seed layers, sputtered Ti and Cu films, are necessary for subsequent copper electro-deposition. Using microscopy measurement, the seed layers were seen to be uniformly formed from the top to the bottom of the via-hole.
Introduction
In today's networking society, there is a strong push to make electronic devices smaller and multi-functional, so that they will be handy and wearable. Semiconductor technologies have been the main means of realizing this ubiquitous networking society, but now it is becoming seriously difficult to miniaturize semiconductors at a lower cost, because finer processes increase costs significantly.
In addition, physical limitations, such as the thickness of gate oxide films, are being reached. To address this situation, many researchers have actively investigated the system-in-package (SiP) concept, referring to a single package containing many chips that represents a complete system. Three-dimensional (3D) packaging technology is of great importance in this development. Several kinds of 3D packages such as wafer-to-wafer bonding technologies [1] have been applied to things such as image sensor chips [2] and shared memory. [3] A chip-to-wafer technology has also been actively investigated. [4] This paper reports on a SiP (chip-to-wafer) that was fabricated using wafer-level chip-size package (W-CSP) technologies. With this method, new chips are bonded on the wafer after it has been through a wafer manufacturing process (front-end and back-end processes). A resin such as polyimide is coated onto the chip and wafer, and via-holes are opened by an excimer laser combined with a micro-lens array.
Finally the via-holes are filled by copper electro-plating.
One of the features of this method is the combination of excimer laser and micro-lens array, which shortens the time needed to form the via-holes. There are two types of via-holes: those that connect bonded chips are 50 μm deep and those that connect wafers have depths of 100 μm.
Another feature is the electro-plating technology used to simultaneously fill via-holes of different depths. [5] Filling via-holes with high-aspect ratios has been actively investigated for through silicon vias (TSV), [6, 7] but few for W-CSP. [8] In this paper, we investigated three new technologies: the first is a trepaling technology that changes the taper of via-holes; the second is the reinforcement of the seed layer by electroless Cu plating; and the third is viahole filling method without voids. Moreover, we propose a via-hole filling mechanism for via-holes with high aspect ratios. Finally, the conductivities between the first and second chips are confirmed and the measurements indicate good via-hole filling results.
Experimental
In this study, TEG chips (Phase0, Hitachi HighTechnologies Co., LTD.) were used as the mounted chips; they were thinned to 50 μm thickness and attached to the wafer with DAF tape. The pad pitch of the TEG chip was 130 μm. The polyimide resin was applied, and via-holes were formed by a MMLD (micro multi laser driller, Phoeton Corp.) which includes the micro-lens array. Both titanium and copper were sputtered, and electro-plating was performed to fill the via-holes and wiring on the surface of the polyimide. The experimental methods are almost the same as those of the previous report. [5] Rohm and Hass Co. Ltd.) were used to prepare the surface conditions and to start electroless plating. Copper wiring was electroplated using cup-type plating equipment (EEJA Co. Ltd.).
Resistivity was measured using a combination of manual prober and digital multimeter (2502A, Yologawa Electric Co. Ltd.). Figure 3 shows photographs of the mounted, second, chips on the first chips, or wafer. The 408 second chips were mounted on the 8-inch wafer by a mounter. Figure 4 shows the surface view of a via-hole after excimer laser irradiation. As shown in Fig. 4 , the via-holes with different depths, on the first or second chip, are clearly observed.
Results and Discussion

Mounting the second chips on the first chips
Via-hole formation by MMLD
Film formation inside via-hole by sputtering
As reported in a previous paper, [5] the seed layers were formed by sputtering, titanium to 0.15 μm thickness and copper to 0.3 μm, for a total thickness of 0.45 μm. However, the thickness of the sputtered film reported in the previous paper was 10 nm on the side walls and 20 nm at the bottom of the via-hole. [5] As mentioned above, the sputtered layer was 450 nm thick, so on the side walls and the bottom the layers were relatively thin, but the sputtered films were continuously formed.
Via-hole filling by plating method
As mentioned above, the seed layers are very thin on the side and bottom of via-hole. From the viewpoint of massproduction, overly thin seed layers lower the packaging yield due to incomplete via-hole filling. Next we attempted reinforcement of seed layer by electroless copper plating. ) achieved by the intrinsic advantages of electroless plating, i.e., uniform plating.
For practical production, the thickness of the seed layer should be thinner to increase throughput, and as was confirmed in this study, it is possible at less than half of the above values, i.e., about 1 μm.
Mechanism of via-hole filling
Based on this investigation, both agitation and current density are very important for via-hole filling. Agitation makes the suppressor more effective. Figure 7 demonstrates the effect of agitation and current density on viahole filling, respectively. As shown in the left figure, the plating film thickness increased with increasing current density, however the corners of the via-holes were preferentially plated. This preferential deposit makes voids in the via-holes. On the other hand, the plating was suppressed with increasing agitation speed. Since higher agitation speed make the role of suppressor more effective, the plating is suppressed both on the surface and inside the viaholes at the highest agitation speed, 50 rpm. Based on the above results, via-hole filling should be done under relatively high suppressing conditions to eliminate void formation in the via-holes. At a minimum, the plating on the corners of via-holes should be suppressed.
Since the agitation effect is highest on the surface and lowest at the bottom of via-hole, the control of agitation, suppression, and current density are important.
Next, we investigated the high-agitation region for highplating suppression of via-hole corners. This higher-agitation region allows a higher current density, because the corners of via-holes are highly suppressed and this suppression makes void-free via-hole filling. Figure 8 shows the results of via-hole filling with high agitation and high current density. As shown in Fig. 7 , the higher agitating conditions suppress plating and the higher current density is necessary for via-hole filling. In this study, the Cu electroplating time was set at 4.5 hours. Further investigation of the near optimum conditions showed complete via-hole filling as shown in Fig. 9 . Figure   9 shows a cross-sectional micrograph of a via-hole plated under the optimum conditions. No void was observed.
Therefore this via-hole filling method is effective for fine via-holes with high aspect ratios. Fig. 10a . In the trepanning method, the laser beam is rotated with a changing diameter, 50 μm to 30 μm. This trepanning method is effective to eliminate residual substances at the bottom of the via-hole. As mentioned above, the taper angle is one of the most important factors in seed layer formation using the sputtering method. Figure 10 shows cross-sectional SEM micrographs of the samples with different taper angles, which were plated at once. Therefore the via-holes with high Fig. 9 Cross-sectional micrographs of filled via-hole. than 3%. This value shows the high uniformity of this electroplating.
Conclusion
Via-hole formation using MMLD and filling using electro-plating were investigated and the following results were obtained.
(1) A micro-lens array was designed to shorten the via-hole formation time. After via-hole formation, a seed layer of sputtered Ti and Cu films was necessary, followed by copper electro-deposition.
(2) Via-holes with 30 μm diameter and 100 μm depth were perfectly filled by copper electro-plating.
Therefore this study has shown it is possible to form a multi-chip module using W-CSP techniques with an excimer laser. (5) Under high-agitation conditions, a higher current density was allowed.
(6) Controlling both agitation and current density was key to filling the via-holes with high-aspect ratios completely.
(7) In this study, the multi-chip module was fabricated using the W-CSP method combined with an excimer laser and plating method. 
